aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/preproc.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2020-02-10 08:31:01 -0800
committerGitHub <noreply@github.com>2020-02-10 08:31:01 -0800
commitd4ff5b2d007c73cd95fa61bafdb65a47796014d9 (patch)
treefa5764c37cfcdb479acd7e6bce90e4cd7261ec88 /frontends/verilog/preproc.cc
parent224dc033aad4081944e004e0e681d4606e9c9655 (diff)
parent9da5936c0555de28fc9d254242bd2a33b3399ad6 (diff)
downloadyosys-d4ff5b2d007c73cd95fa61bafdb65a47796014d9.tar.gz
yosys-d4ff5b2d007c73cd95fa61bafdb65a47796014d9.tar.bz2
yosys-d4ff5b2d007c73cd95fa61bafdb65a47796014d9.zip
Merge pull request #1670 from rodrigomelo9/master
$readmem[hb] file inclusion is now relative to the Verilog file
Diffstat (limited to 'frontends/verilog/preproc.cc')
0 files changed, 0 insertions, 0 deletions