aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/preproc.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2020-05-04 11:44:00 -0700
committerEddie Hung <eddie@fpgeh.com>2020-05-04 11:44:00 -0700
commite6b55e8b38d98e28ee53f7b470cef1bcc3b399f3 (patch)
treee0a5854f4af16f8fa091c7f0fcd7695756fdea61 /frontends/verilog/preproc.cc
parent584780d776c92bc91731dbc2710dd8d9a624dc70 (diff)
downloadyosys-e6b55e8b38d98e28ee53f7b470cef1bcc3b399f3.tar.gz
yosys-e6b55e8b38d98e28ee53f7b470cef1bcc3b399f3.tar.bz2
yosys-e6b55e8b38d98e28ee53f7b470cef1bcc3b399f3.zip
synth_ice40/ecp5/xilinx: allow abc9.W to be overridden via scratchpad
Diffstat (limited to 'frontends/verilog/preproc.cc')
0 files changed, 0 insertions, 0 deletions