aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/preproc.h
diff options
context:
space:
mode:
authorimhcyx <git@iwannaknow.me>2022-05-05 16:58:39 +0800
committerimhcyx <git@iwannaknow.me>2022-05-05 16:58:39 +0800
commit71166eeecf5d3c9fcdd86e692511e772f3e437a1 (patch)
treee7741830b43854d13edc2c30e96377ef1a3b11ec /frontends/verilog/preproc.h
parenta8cc0c3930ff6820df7e1a859d7d479f2660c07e (diff)
downloadyosys-71166eeecf5d3c9fcdd86e692511e772f3e437a1.tar.gz
yosys-71166eeecf5d3c9fcdd86e692511e772f3e437a1.tar.bz2
yosys-71166eeecf5d3c9fcdd86e692511e772f3e437a1.zip
memory_share: fix wrong argidx in extra_args
Diffstat (limited to 'frontends/verilog/preproc.h')
0 files changed, 0 insertions, 0 deletions