aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/preproc.h
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2020-05-05 06:49:18 -0700
committerGitHub <noreply@github.com>2020-05-05 06:49:18 -0700
commit7a62ee57b4953a01637086d409a99b9779a7d6c9 (patch)
tree65e5a6c22a393ca75421e135bf02e725f45aa9d8 /frontends/verilog/preproc.h
parent99aff5a0f9f322bf4498fe06094de9919ed56681 (diff)
parenteca9fc01a78c5cc4c1d8120e2ccdf18211bcef37 (diff)
downloadyosys-7a62ee57b4953a01637086d409a99b9779a7d6c9.tar.gz
yosys-7a62ee57b4953a01637086d409a99b9779a7d6c9.tar.bz2
yosys-7a62ee57b4953a01637086d409a99b9779a7d6c9.zip
Merge pull request #2024 from YosysHQ/eddie/primitive_src
verilog: set src attribute for primitives
Diffstat (limited to 'frontends/verilog/preproc.h')
0 files changed, 0 insertions, 0 deletions