diff options
| author | Clifford Wolf <clifford@clifford.at> | 2018-04-07 18:38:42 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2018-04-07 18:38:42 +0200 |
| commit | 617c60cea67f51c6208be47377978a58e010e8c8 (patch) | |
| tree | 5132d48cd9475e30118cc72df39d7e3b6a3a035c /frontends/verilog/verilog_frontend.cc | |
| parent | 0ac768f9df66d010bfc9ac264b1a3228f985a994 (diff) | |
| download | yosys-617c60cea67f51c6208be47377978a58e010e8c8.tar.gz yosys-617c60cea67f51c6208be47377978a58e010e8c8.tar.bz2 yosys-617c60cea67f51c6208be47377978a58e010e8c8.zip | |
Add PRIM_HDL_ASSERTION support to Verific importer
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Diffstat (limited to 'frontends/verilog/verilog_frontend.cc')
0 files changed, 0 insertions, 0 deletions