aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/verilog_frontend.cc
diff options
context:
space:
mode:
authorSahand Kashani <sahand.kashani@gmail.com>2020-03-24 21:07:08 +0100
committerSahand Kashani <sahand.kashani@gmail.com>2020-03-24 21:07:08 +0100
commit6c2b220af56ccac5ce343914cab095114656c83a (patch)
treee64a80761d243ded94c9a19fbc724a796a61dd87 /frontends/verilog/verilog_frontend.cc
parent018116e478259f175a0a239da52bbbca8fa69b22 (diff)
downloadyosys-6c2b220af56ccac5ce343914cab095114656c83a.tar.gz
yosys-6c2b220af56ccac5ce343914cab095114656c83a.tar.bz2
yosys-6c2b220af56ccac5ce343914cab095114656c83a.zip
Remove use of auto for simple types + simplify src attribute computation
Diffstat (limited to 'frontends/verilog/verilog_frontend.cc')
0 files changed, 0 insertions, 0 deletions