aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/verilog_frontend.h
diff options
context:
space:
mode:
authorBenedikt Tutzer <e1225461@student.tuwien.ac.at>2019-04-30 13:22:33 +0200
committerBenedikt Tutzer <e1225461@student.tuwien.ac.at>2019-04-30 13:22:33 +0200
commitdc06e3a28bdb902d9b95d5d4ff2f163ee010aff4 (patch)
tree8d6a4b7ebcf96a2fe5b5bdb21b821555a3a3b994 /frontends/verilog/verilog_frontend.h
parent124a284487ce4c7b58f2377f04123e15e83e478d (diff)
parent314ff1e4ca00ef8024bbb0d2f031efd78b01f9a1 (diff)
downloadyosys-dc06e3a28bdb902d9b95d5d4ff2f163ee010aff4.tar.gz
yosys-dc06e3a28bdb902d9b95d5d4ff2f163ee010aff4.tar.bz2
yosys-dc06e3a28bdb902d9b95d5d4ff2f163ee010aff4.zip
Merge branch 'master' of https://github.com/YosysHQ/yosys into feature/python_bindings
Diffstat (limited to 'frontends/verilog/verilog_frontend.h')
-rw-r--r--frontends/verilog/verilog_frontend.h6
1 files changed, 6 insertions, 0 deletions
diff --git a/frontends/verilog/verilog_frontend.h b/frontends/verilog/verilog_frontend.h
index 523bbc897..ca40946cb 100644
--- a/frontends/verilog/verilog_frontend.h
+++ b/frontends/verilog/verilog_frontend.h
@@ -69,9 +69,15 @@ namespace VERILOG_FRONTEND
// running in -assert-assumes mode
extern bool assert_assumes_mode;
+ // running in -noblackbox mode
+ extern bool noblackbox_mode;
+
// running in -lib mode
extern bool lib_mode;
+ // running in -nowb mode
+ extern bool nowb_mode;
+
// lexer input stream
extern std::istream *lexin;
}