aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/verilog_frontend.h
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-04-22 10:36:27 -0700
committerEddie Hung <eddie@fpgeh.com>2019-04-22 10:36:27 -0700
commite300b1922c13b939231072e83f0ae5c5ff6a558b (patch)
tree20c8ffe7a42a4aa2ae9195957e287c875c3a0594 /frontends/verilog/verilog_frontend.h
parentd342b5b135a85da0df5df0fa2acc25dec5605760 (diff)
parent9050b5e1915b05f55c1db279566f34202905f02a (diff)
downloadyosys-e300b1922c13b939231072e83f0ae5c5ff6a558b.tar.gz
yosys-e300b1922c13b939231072e83f0ae5c5ff6a558b.tar.bz2
yosys-e300b1922c13b939231072e83f0ae5c5ff6a558b.zip
Merge remote-tracking branch 'origin/master' into xc7srl
Diffstat (limited to 'frontends/verilog/verilog_frontend.h')
-rw-r--r--frontends/verilog/verilog_frontend.h7
1 files changed, 5 insertions, 2 deletions
diff --git a/frontends/verilog/verilog_frontend.h b/frontends/verilog/verilog_frontend.h
index b5cf70c57..ca40946cb 100644
--- a/frontends/verilog/verilog_frontend.h
+++ b/frontends/verilog/verilog_frontend.h
@@ -69,11 +69,14 @@ namespace VERILOG_FRONTEND
// running in -assert-assumes mode
extern bool assert_assumes_mode;
+ // running in -noblackbox mode
+ extern bool noblackbox_mode;
+
// running in -lib mode
extern bool lib_mode;
- // running in -wb mode
- extern bool wb_mode;
+ // running in -nowb mode
+ extern bool nowb_mode;
// lexer input stream
extern std::istream *lexin;