aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/verilog_parser.y
diff options
context:
space:
mode:
authorClaire Xen <claire@clairexen.net>2022-02-22 16:22:06 +0100
committerGitHub <noreply@github.com>2022-02-22 16:22:06 +0100
commita41c1df76f724476136e2668405ccae05494ebb8 (patch)
tree097548d79dd1c28ebd782e119aad869996b4c316 /frontends/verilog/verilog_parser.y
parentac294ed419286a84117e79e4ccd78a19458ae614 (diff)
parent1aa9ad25d0c062e2202b81de4193b161984e83fb (diff)
downloadyosys-a41c1df76f724476136e2668405ccae05494ebb8.tar.gz
yosys-a41c1df76f724476136e2668405ccae05494ebb8.tar.bz2
yosys-a41c1df76f724476136e2668405ccae05494ebb8.zip
Merge pull request #3211 from YosysHQ/micko/witness
Add support for AIGER witness files in "sim" command
Diffstat (limited to 'frontends/verilog/verilog_parser.y')
0 files changed, 0 insertions, 0 deletions