aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog
diff options
context:
space:
mode:
authorMiodrag Milanović <mmicko@gmail.com>2020-06-18 12:44:21 +0200
committerGitHub <noreply@github.com>2020-06-18 12:44:21 +0200
commit2123019ac6da12fa116955ee397183363a6e5eaf (patch)
treee523c5428ab51e9dc2b8f54f2fe5587670c28968 /frontends/verilog
parentc4f20f744be57d4628400368d5fce040a9dbf269 (diff)
parent60fb9cabcfad985a4f35acaa74fd6e63b45081bc (diff)
downloadyosys-2123019ac6da12fa116955ee397183363a6e5eaf.tar.gz
yosys-2123019ac6da12fa116955ee397183363a6e5eaf.tar.bz2
yosys-2123019ac6da12fa116955ee397183363a6e5eaf.zip
Merge pull request #2164 from madebr/msvc
Get yosys building on Visual Studio
Diffstat (limited to 'frontends/verilog')
-rw-r--r--frontends/verilog/preproc.cc2
-rw-r--r--frontends/verilog/verilog_parser.y2
2 files changed, 2 insertions, 2 deletions
diff --git a/frontends/verilog/preproc.cc b/frontends/verilog/preproc.cc
index 7905ea598..ea23139e2 100644
--- a/frontends/verilog/preproc.cc
+++ b/frontends/verilog/preproc.cc
@@ -591,7 +591,7 @@ read_define_args()
default:
// The only FSM states are 0-2 and we dealt with 2 at the start of the loop.
- __builtin_unreachable();
+ log_assert(false);
}
}
diff --git a/frontends/verilog/verilog_parser.y b/frontends/verilog/verilog_parser.y
index b34a62248..15c231f3b 100644
--- a/frontends/verilog/verilog_parser.y
+++ b/frontends/verilog/verilog_parser.y
@@ -1481,7 +1481,7 @@ enum_name_decl:
delete $1;
SET_AST_NODE_LOC(node, @1, @1);
delete node->children[0];
- node->children[0] = $2 ?: new AstNode(AST_NONE);
+ node->children[0] = $2 ? $2 : new AstNode(AST_NONE);
astbuf2->children.push_back(node);
}
;