diff options
| author | Marcelina Kościelnicka <mwk@0x04.net> | 2022-04-15 15:05:08 +0200 |
|---|---|---|
| committer | Marcelina Kościelnicka <mwk@0x04.net> | 2022-04-15 22:01:00 +0200 |
| commit | 25ff83f0b5075fe1f6f2a2daa7f4596f08a1a638 (patch) | |
| tree | 3d339519313aa6bc0e2a4c05dbb763d957978748 /frontends/verilog | |
| parent | 48eea3efcf4d88d16b170a1915bda0fe691924a1 (diff) | |
| download | yosys-25ff83f0b5075fe1f6f2a2daa7f4596f08a1a638.tar.gz yosys-25ff83f0b5075fe1f6f2a2daa7f4596f08a1a638.tar.bz2 yosys-25ff83f0b5075fe1f6f2a2daa7f4596f08a1a638.zip | |
memory_share: Fix up mismatched address widths.
Diffstat (limited to 'frontends/verilog')
0 files changed, 0 insertions, 0 deletions