aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-06-26 20:02:19 -0700
committerEddie Hung <eddie@fpgeh.com>2019-06-26 20:02:19 -0700
commit4de25a1949c14f4c343eae957b9402b5ddb574c9 (patch)
treed23c3971982bf21b4b5bbef58fd45f1c3b339ab8 /frontends/verilog
parenta7a88109f5b750862b8e45c194e8094fd32b8a5f (diff)
downloadyosys-4de25a1949c14f4c343eae957b9402b5ddb574c9.tar.gz
yosys-4de25a1949c14f4c343eae957b9402b5ddb574c9.tar.bz2
yosys-4de25a1949c14f4c343eae957b9402b5ddb574c9.zip
Add WE to ECP5 dist RAM's abc_scc_break too
Diffstat (limited to 'frontends/verilog')
0 files changed, 0 insertions, 0 deletions