aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog
diff options
context:
space:
mode:
authorwhitequark <whitequark@whitequark.org>2020-04-17 02:25:18 +0000
committerGitHub <noreply@github.com>2020-04-17 02:25:18 +0000
commit69743aad42086b52e4148c883b51d6cb8fc2922a (patch)
tree46cdfd9af74a8d8e1a40d0e650cd90e13f184ce0 /frontends/verilog
parentf2064c813150f67436a8947fc61644f5e0fb01c0 (diff)
parent4ccaf048a5621228c21083a9660f02f4efb505cd (diff)
downloadyosys-69743aad42086b52e4148c883b51d6cb8fc2922a.tar.gz
yosys-69743aad42086b52e4148c883b51d6cb8fc2922a.tar.bz2
yosys-69743aad42086b52e4148c883b51d6cb8fc2922a.zip
Merge pull request #1864 from boqwxp/cleanup_techmap_abc
Clean up pseudo-private member usage and simplify `passes/techmap/abc.cc`
Diffstat (limited to 'frontends/verilog')
0 files changed, 0 insertions, 0 deletions