aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2018-10-23 19:18:45 +0200
committerGitHub <noreply@github.com>2018-10-23 19:18:45 +0200
commit7703be045a0a46ed70ec19b5db731e33fa56cef5 (patch)
tree9fc7b58e713c9c18f205a2ec944de6fdd41bd411 /frontends/verilog
parent23b69ca32b2ef93fc4b3f724099bfecdee0af869 (diff)
parentb65932edc4a00860cafc04f962f2a08dd782b075 (diff)
downloadyosys-7703be045a0a46ed70ec19b5db731e33fa56cef5.tar.gz
yosys-7703be045a0a46ed70ec19b5db731e33fa56cef5.tar.bz2
yosys-7703be045a0a46ed70ec19b5db731e33fa56cef5.zip
Merge pull request #677 from daveshah1/ecp5_dsp
ecp5: Add blackboxes for MULT18X18D and ALU54B
Diffstat (limited to 'frontends/verilog')
0 files changed, 0 insertions, 0 deletions