aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2018-09-19 15:07:28 +0200
committerGitHub <noreply@github.com>2018-09-19 15:07:28 +0200
commitf1972b6c9084d9eb5e13cd8d07702fba8a5fe7bb (patch)
treee0d9302ac85ad4a3df2c960b650d6d94fa37e58b /frontends/verilog
parent592a82c0ad8beb6de023aa2a131aab6472f949e8 (diff)
parentefac8a45a6965bdcbb7fb810d657d2c63b6cb7fe (diff)
downloadyosys-f1972b6c9084d9eb5e13cd8d07702fba8a5fe7bb.tar.gz
yosys-f1972b6c9084d9eb5e13cd8d07702fba8a5fe7bb.tar.bz2
yosys-f1972b6c9084d9eb5e13cd8d07702fba8a5fe7bb.zip
Merge pull request #631 from acw1251/master
Fixed typo in "verilog_write" help message
Diffstat (limited to 'frontends/verilog')
0 files changed, 0 insertions, 0 deletions