aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/vhdl2verilog
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2016-04-21 23:28:37 +0200
committerClifford Wolf <clifford@clifford.at>2016-04-21 23:28:37 +0200
commit0bc95f1e049afc35bb5ea30663b0a5725dfbf584 (patch)
tree3a8641d3a9bb5794a24145ce368f3db7a3963709 /frontends/vhdl2verilog
parent1565d1af69f552b790aa43fd6be194ee59ab76f3 (diff)
downloadyosys-0bc95f1e049afc35bb5ea30663b0a5725dfbf584.tar.gz
yosys-0bc95f1e049afc35bb5ea30663b0a5725dfbf584.tar.bz2
yosys-0bc95f1e049afc35bb5ea30663b0a5725dfbf584.zip
Added "yosys -D" feature
Diffstat (limited to 'frontends/vhdl2verilog')
-rw-r--r--frontends/vhdl2verilog/vhdl2verilog.cc4
1 files changed, 2 insertions, 2 deletions
diff --git a/frontends/vhdl2verilog/vhdl2verilog.cc b/frontends/vhdl2verilog/vhdl2verilog.cc
index 80bf243f0..6f9c0e3f5 100644
--- a/frontends/vhdl2verilog/vhdl2verilog.cc
+++ b/frontends/vhdl2verilog/vhdl2verilog.cc
@@ -74,7 +74,7 @@ struct Vhdl2verilogPass : public Pass {
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{
- log_header("Executing VHDL2VERILOG (importing VHDL designs using vhdl2verilog).\n");
+ log_header(design, "Executing VHDL2VERILOG (importing VHDL designs using vhdl2verilog).\n");
log_push();
std::string out_file, top_entity;
@@ -173,7 +173,7 @@ struct Vhdl2verilogPass : public Pass {
Frontend::frontend_call(design, &ff, stringf("%s/vhdl2verilog_output.v", tempdir_name.c_str()), "verilog");
}
- log_header("Removing temp directory `%s':\n", tempdir_name.c_str());
+ log_header(design, "Removing temp directory `%s':\n", tempdir_name.c_str());
remove_directory(tempdir_name);
log_pop();
}