aboutsummaryrefslogtreecommitdiffstats
path: root/frontends
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2019-06-21 10:13:13 +0200
committerGitHub <noreply@github.com>2019-06-21 10:13:13 +0200
commit78e7a6f6f25c57ba560613f978ef8d9281fb615a (patch)
treee35dfe61cad3b9f1cd44ef80e5a8336d69dcd005 /frontends
parent86a753cc18f4e85449a93042298a8e4a617c674a (diff)
parentc20adc52638b0f3ba3b1c39e5286ae92e901005d (diff)
downloadyosys-78e7a6f6f25c57ba560613f978ef8d9281fb615a.tar.gz
yosys-78e7a6f6f25c57ba560613f978ef8d9281fb615a.tar.bz2
yosys-78e7a6f6f25c57ba560613f978ef8d9281fb615a.zip
Merge pull request #1119 from YosysHQ/eddie/fix1118
Make genvar a signed type
Diffstat (limited to 'frontends')
-rw-r--r--frontends/verilog/verilog_parser.y1
1 files changed, 1 insertions, 0 deletions
diff --git a/frontends/verilog/verilog_parser.y b/frontends/verilog/verilog_parser.y
index 4895d0302..d89b2dc88 100644
--- a/frontends/verilog/verilog_parser.y
+++ b/frontends/verilog/verilog_parser.y
@@ -517,6 +517,7 @@ wire_type_token:
TOK_GENVAR {
astbuf3->type = AST_GENVAR;
astbuf3->is_reg = true;
+ astbuf3->is_signed = true;
astbuf3->range_left = 31;
astbuf3->range_right = 0;
} |