diff options
| author | Clifford Wolf <clifford@clifford.at> | 2018-06-29 19:24:58 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2018-06-29 19:24:58 +0200 |
| commit | 8b92ddb9d2635c30636b17ff3d24bc09a44b8551 (patch) | |
| tree | 1c382bf788baeff0be6b8691ccdde0a49a2ab13d /frontends | |
| parent | 0404cf61d5f230de70bc6e6e6bf907bf7b112e0d (diff) | |
| download | yosys-8b92ddb9d2635c30636b17ff3d24bc09a44b8551.tar.gz yosys-8b92ddb9d2635c30636b17ff3d24bc09a44b8551.tar.bz2 yosys-8b92ddb9d2635c30636b17ff3d24bc09a44b8551.zip | |
Fix verific eventually handling
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Diffstat (limited to 'frontends')
| -rw-r--r-- | frontends/verific/verificsva.cc | 11 |
1 files changed, 5 insertions, 6 deletions
diff --git a/frontends/verific/verificsva.cc b/frontends/verific/verificsva.cc index 9312fd6e6..8e985c3a6 100644 --- a/frontends/verific/verificsva.cc +++ b/frontends/verific/verificsva.cc @@ -1488,13 +1488,16 @@ struct VerificSvaImporter bool eventually_property(Net *&net, SigBit &trig) { + Instance *inst = net_to_ast_driver(net); + + if (inst == nullptr) + return false; + if (clocking.cond_net != nullptr) trig = importer->net_map_at(clocking.cond_net); else trig = State::S1; - Instance *inst = net_to_ast_driver(net); - if (inst->Type() == PRIM_SVA_S_EVENTUALLY || inst->Type() == PRIM_SVA_EVENTUALLY) { if (mode_cover || mode_trigger) @@ -1523,7 +1526,6 @@ struct VerificSvaImporter int node; - log_dump(trig); SvaFsm antecedent_fsm(clocking, trig); node = parse_sequence(antecedent_fsm, antecedent_fsm.createStartNode(), antecedent_net); if (inst->Type() == PRIM_SVA_NON_OVERLAPPED_IMPLICATION) { @@ -1540,7 +1542,6 @@ struct VerificSvaImporter if (verific_verbose) { log(" Eventually Antecedent FSM:\n"); antecedent_fsm.dump(); - log_dump(trig); } return true; @@ -1690,8 +1691,6 @@ struct VerificSvaImporter SigBit sig_a, sig_en = trig; parse_property(net, &sig_a, nullptr); - log_dump(trig, sig_a, sig_en); - // add final FF stage SigBit sig_a_q, sig_en_q; |