aboutsummaryrefslogtreecommitdiffstats
path: root/kernel/celltypes.h
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-06-28 10:59:03 -0700
committerGitHub <noreply@github.com>2019-06-28 10:59:03 -0700
commitda5f83039527bf50af001671744f351988c3261a (patch)
tree5af77e4b5c61a5d31b18cc807818d884b6884ec1 /kernel/celltypes.h
parent74945dd738fca316f319771426646c4da327f662 (diff)
parent38d8806bd74b9bb448c7488ec571e197fe2f96d6 (diff)
downloadyosys-da5f83039527bf50af001671744f351988c3261a.tar.gz
yosys-da5f83039527bf50af001671744f351988c3261a.tar.bz2
yosys-da5f83039527bf50af001671744f351988c3261a.zip
Merge pull request #1098 from YosysHQ/xaig
"abc9" pass for timing-aware techmapping (experimental, FPGA only, no FFs)
Diffstat (limited to 'kernel/celltypes.h')
0 files changed, 0 insertions, 0 deletions