aboutsummaryrefslogtreecommitdiffstats
path: root/kernel/mem.h
diff options
context:
space:
mode:
authorMarcelina Koƛcielnicka <mwk@0x04.net>2021-05-22 17:18:59 +0200
committerMarcelina Koƛcielnicka <mwk@0x04.net>2021-05-25 20:06:00 +0200
commit24b880b2de1676b420f5a0bbdf3805dab38b8f00 (patch)
tree5d71ef2f4389ca661861b223bcde08227d6e057f /kernel/mem.h
parent097de6c5f8c5170cc275b7250bf3780ae6ab3a00 (diff)
downloadyosys-24b880b2de1676b420f5a0bbdf3805dab38b8f00.tar.gz
yosys-24b880b2de1676b420f5a0bbdf3805dab38b8f00.tar.bz2
yosys-24b880b2de1676b420f5a0bbdf3805dab38b8f00.zip
kernel/mem: Add model support for read port init value and resets.
Like wide port support, this is still completely unusable, and support in various passes will be gradually added later. It also has no support at all in the cell library, so attempting to create a read port with a reset or initial value will cause an assert failure for now.
Diffstat (limited to 'kernel/mem.h')
-rw-r--r--kernel/mem.h5
1 files changed, 3 insertions, 2 deletions
diff --git a/kernel/mem.h b/kernel/mem.h
index 08befebdb..49b72bc35 100644
--- a/kernel/mem.h
+++ b/kernel/mem.h
@@ -30,9 +30,10 @@ struct MemRd {
dict<IdString, Const> attributes;
Cell *cell;
int wide_log2;
- bool clk_enable, clk_polarity;
+ bool clk_enable, clk_polarity, ce_over_srst;
+ Const arst_value, srst_value, init_value;
bool transparent;
- SigSpec clk, en, addr, data;
+ SigSpec clk, en, arst, srst, addr, data;
MemRd() : removed(false), cell(nullptr) {}
};