diff options
author | whitequark <whitequark@whitequark.org> | 2019-07-08 11:34:58 +0000 |
---|---|---|
committer | whitequark <whitequark@whitequark.org> | 2019-07-08 11:34:58 +0000 |
commit | 93bc5affd3fc635dafec3a37bf4c5b94c252036f (patch) | |
tree | 0901b0abea7fed10e3fc1f8ec5b37e88e26b6664 /kernel/rtlil.h | |
parent | 030483ffb909ab38e10d437d09ec922cb0ad2ce8 (diff) | |
download | yosys-93bc5affd3fc635dafec3a37bf4c5b94c252036f.tar.gz yosys-93bc5affd3fc635dafec3a37bf4c5b94c252036f.tar.bz2 yosys-93bc5affd3fc635dafec3a37bf4c5b94c252036f.zip |
Allow attributes on individual switch cases in RTLIL.
The parser changes are slightly awkward. Consider the following IL:
process $0
<point 1>
switch \foo
<point 2>
case 1'1
assign \bar \baz
<point 3>
...
case
end
end
Before this commit, attributes are valid in <point 1>, and <point 3>
iff it is immediately followed by a `switch`. (They are essentially
attached to the switch.) But, after this commit, and because switch
cases do not have an ending delimiter, <point 3> becomes ambiguous:
the attribute could attach to either the following `case`, or to
the following `switch`. This isn't expressible in LALR(1) and results
in a reduce/reduce conflict.
To address this, attributes inside processes are now valid anywhere
inside the process: in <point 1> and <point 3> a part of case body,
and in <point 2> as a separate rule. As a consequence, attributes
can now precede `assign`s, which is made illegal in the same way it
is illegal to attach attributes to `connect`.
Attributes are tracked separately from the parser state, so this
does not affect collection of attributes at all, other than allowing
them on `case`s. The grammar change serves purely to allow attributes
in more syntactic places.
Diffstat (limited to 'kernel/rtlil.h')
-rw-r--r-- | kernel/rtlil.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/kernel/rtlil.h b/kernel/rtlil.h index f4fcf5dcf..82cbfaf28 100644 --- a/kernel/rtlil.h +++ b/kernel/rtlil.h @@ -1327,7 +1327,7 @@ public: #endif }; -struct RTLIL::CaseRule +struct RTLIL::CaseRule : public RTLIL::AttrObject { std::vector<RTLIL::SigSpec> compare; std::vector<RTLIL::SigSig> actions; |