aboutsummaryrefslogtreecommitdiffstats
path: root/kernel/rtlil.h
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2014-07-23 16:09:27 +0200
committerClifford Wolf <clifford@clifford.at>2014-07-23 19:34:51 +0200
commita62c21c9c64ad5b3e0dae5d4ee4857425f73068e (patch)
tree81cbbd4bbd869af6290eb0e19e4cfdfbc9555c03 /kernel/rtlil.h
parent54552f680938fd933b07fa38597937ba6d367be7 (diff)
downloadyosys-a62c21c9c64ad5b3e0dae5d4ee4857425f73068e.tar.gz
yosys-a62c21c9c64ad5b3e0dae5d4ee4857425f73068e.tar.bz2
yosys-a62c21c9c64ad5b3e0dae5d4ee4857425f73068e.zip
Removed RTLIL::SigSpec::expand() method
Diffstat (limited to 'kernel/rtlil.h')
-rw-r--r--kernel/rtlil.h3
1 files changed, 0 insertions, 3 deletions
diff --git a/kernel/rtlil.h b/kernel/rtlil.h
index e1c5b1a6b..6c0a7b66f 100644
--- a/kernel/rtlil.h
+++ b/kernel/rtlil.h
@@ -544,7 +544,6 @@ public:
inline RTLIL::SigSpecIterator begin() { RTLIL::SigSpecIterator it; it.sig_p = this; it.index = 0; return it; }
inline RTLIL::SigSpecIterator end() { RTLIL::SigSpecIterator it; it.sig_p = this; it.index = width_; return it; }
- void expand();
void optimize();
RTLIL::SigSpec optimized() const;
@@ -567,8 +566,6 @@ public:
void append(const RTLIL::SigSpec &signal);
void append_bit(const RTLIL::SigBit &bit);
- bool combine(RTLIL::SigSpec signal, RTLIL::State freeState = RTLIL::State::Sz, bool do_override = false);
-
void extend(int width, bool is_signed = false);
void extend_u0(int width, bool is_signed = false);