aboutsummaryrefslogtreecommitdiffstats
path: root/manual/APPNOTE_010_Verilog_to_BLIF.tex
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-06-22 14:18:42 -0700
committerEddie Hung <eddie@fpgeh.com>2019-06-22 14:18:42 -0700
commit7903ebe3e004c03e7870f1b21c4fb478481756eb (patch)
tree90d91e583a10ddb73df815f6b1e2952ccf1e8f5a /manual/APPNOTE_010_Verilog_to_BLIF.tex
parent65c022c2572036a66bd06bafd3e3efa088aafb79 (diff)
downloadyosys-7903ebe3e004c03e7870f1b21c4fb478481756eb.tar.gz
yosys-7903ebe3e004c03e7870f1b21c4fb478481756eb.tar.bz2
yosys-7903ebe3e004c03e7870f1b21c4fb478481756eb.zip
Carry in/out box ordering now move to end, not swap with end
Diffstat (limited to 'manual/APPNOTE_010_Verilog_to_BLIF.tex')
0 files changed, 0 insertions, 0 deletions
116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156