diff options
author | KrystalDelusion <krystinedawn@yosyshq.com> | 2022-12-08 05:54:08 +1300 |
---|---|---|
committer | KrystalDelusion <krystinedawn@yosyshq.com> | 2022-12-08 05:54:08 +1300 |
commit | 1eec255e60f2854b4dd1fa212f02d57eb31c9f19 (patch) | |
tree | 9aae278e98bb5f210061c22bcf22d40854d98e8c /manual/CHAPTER_Appnotes.tex | |
parent | 4b95fac13934a39525a934329648cf76e4b4f219 (diff) | |
download | yosys-1eec255e60f2854b4dd1fa212f02d57eb31c9f19.tar.gz yosys-1eec255e60f2854b4dd1fa212f02d57eb31c9f19.tar.bz2 yosys-1eec255e60f2854b4dd1fa212f02d57eb31c9f19.zip |
Removing manual files
Diffstat (limited to 'manual/CHAPTER_Appnotes.tex')
-rw-r--r-- | manual/CHAPTER_Appnotes.tex | 29 |
1 files changed, 0 insertions, 29 deletions
diff --git a/manual/CHAPTER_Appnotes.tex b/manual/CHAPTER_Appnotes.tex deleted file mode 100644 index e0d093290..000000000 --- a/manual/CHAPTER_Appnotes.tex +++ /dev/null @@ -1,29 +0,0 @@ - -\chapter{Application Notes} -\label{chapter:appnotes} - -% \begin{fixme} -% This appendix will cover some typical use-cases of Yosys in the form of application notes. -% \end{fixme} -% -% \section{Synthesizing using a Cell Library in Liberty Format} -% \section{Reverse Engineering the MOS6502 from an NMOS Transistor Netlist} -% \section{Reconfigurable Coarse-Grain Synthesis using Intersynth} - -This appendix contains copies of the Yosys application notes. - -\begin{itemize} -\item Yosys AppNote 010: Converting Verilog to BLIF \dotfill Page \pageref{app:010} \hskip2cm\null -\item Yosys AppNote 011: Interactive Design Investigation \dotfill Page \pageref{app:011} \hskip2cm\null -\item Yosys AppNote 012: Converting Verilog to BTOR \dotfill Page \pageref{app:012} \hskip2cm\null -\end{itemize} - -\eject\label{app:010} -\includepdf[pages=-,pagecommand=\thispagestyle{plain}]{APPNOTE_010_Verilog_to_BLIF.pdf} - -\eject\label{app:011} -\includepdf[pages=-,pagecommand=\thispagestyle{plain}]{APPNOTE_011_Design_Investigation.pdf} - -\eject\label{app:012} -\includepdf[pages=-,pagecommand=\thispagestyle{plain}]{APPNOTE_012_Verilog_to_BTOR.pdf} - |