diff options
| author | Clifford Wolf <clifford@clifford.at> | 2018-12-22 20:12:18 +0100 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2018-12-22 20:12:18 +0100 |
| commit | e5eb3d2c8ace00aeedec410d17a4972a76782089 (patch) | |
| tree | 0c9b4c652028fd41df3e5d2cc1399007083f1c45 /manual/CHAPTER_Overview.tex | |
| parent | ee8a7589e09efeb38cbc5ee6fd241758d6637fe2 (diff) | |
| parent | 182d84ad54cff315e7afb07f5353a477e4c410f4 (diff) | |
| download | yosys-e5eb3d2c8ace00aeedec410d17a4972a76782089.tar.gz yosys-e5eb3d2c8ace00aeedec410d17a4972a76782089.tar.bz2 yosys-e5eb3d2c8ace00aeedec410d17a4972a76782089.zip | |
Merge pull request #757 from whitequark/manual_mem
manual: document $meminit cell and memory_* passes
Diffstat (limited to 'manual/CHAPTER_Overview.tex')
| -rw-r--r-- | manual/CHAPTER_Overview.tex | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/manual/CHAPTER_Overview.tex b/manual/CHAPTER_Overview.tex index 964875d57..2feb0f1cb 100644 --- a/manual/CHAPTER_Overview.tex +++ b/manual/CHAPTER_Overview.tex @@ -428,8 +428,8 @@ memory object has the following properties: All read accesses to the memory are transformed to {\tt \$memrd} cells and all write accesses to {\tt \$memwr} cells by the language frontend. These cells consist of independent read- and write-ports -to the memory. The \B{MEMID} parameter on these cells is used to link them together and to the -RTLIL::Memory object they belong to. +to the memory. Memory initialization is transformed to {\tt \$meminit} cells by the language frontend. +The \B{MEMID} parameter on these cells is used to link them together and to the RTLIL::Memory object they belong to. The rationale behind using separate cells for the individual ports versus creating a large multiport memory cell right in the language frontend is that |