aboutsummaryrefslogtreecommitdiffstats
path: root/manual/CHAPTER_Verilog.tex
diff options
context:
space:
mode:
authorJannis Harder <me@jix.one>2023-02-14 17:09:53 +0100
committerJannis Harder <me@jix.one>2023-02-14 17:10:43 +0100
commitb636af9751993bd35f02f56e68e63a4ef715aa4e (patch)
tree210b83acac34fdca8e73e8fb5090804d4e9cb3ed /manual/CHAPTER_Verilog.tex
parent5dfad5101d92edb484da2e5306cde58b8d958e7d (diff)
downloadyosys-b636af9751993bd35f02f56e68e63a4ef715aa4e.tar.gz
yosys-b636af9751993bd35f02f56e68e63a4ef715aa4e.tar.bz2
yosys-b636af9751993bd35f02f56e68e63a4ef715aa4e.zip
chformal: Note about using -coverenable with the Verific frontend
Diffstat (limited to 'manual/CHAPTER_Verilog.tex')
0 files changed, 0 insertions, 0 deletions