aboutsummaryrefslogtreecommitdiffstats
path: root/passes/fsm/fsmdata.h
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2014-07-26 16:00:30 +0200
committerClifford Wolf <clifford@clifford.at>2014-07-26 16:00:30 +0200
commita84cb0493566f8f5eb610c6d7b67dda85b0f227b (patch)
treee4b1c2f97db2c317f8b986635141dfd7bb8e78d8 /passes/fsm/fsmdata.h
parentcd6574ecf652901573cbc6b89e1a59dd383ec496 (diff)
parentf8fdc47d3361c1a3445a9357ca26cfe75907d6b0 (diff)
downloadyosys-a84cb0493566f8f5eb610c6d7b67dda85b0f227b.tar.gz
yosys-a84cb0493566f8f5eb610c6d7b67dda85b0f227b.tar.bz2
yosys-a84cb0493566f8f5eb610c6d7b67dda85b0f227b.zip
Merge automatic and manual code changes for new cell connections API
Diffstat (limited to 'passes/fsm/fsmdata.h')
-rw-r--r--passes/fsm/fsmdata.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/passes/fsm/fsmdata.h b/passes/fsm/fsmdata.h
index a336d23f7..8f0e5d621 100644
--- a/passes/fsm/fsmdata.h
+++ b/passes/fsm/fsmdata.h
@@ -141,13 +141,13 @@ struct FsmData
log("\n");
log(" Input signals:\n");
- RTLIL::SigSpec sig_in = cell->connections_["\\CTRL_IN"];
+ RTLIL::SigSpec sig_in = cell->get("\\CTRL_IN");
for (int i = 0; i < SIZE(sig_in); i++)
log(" %3d: %s\n", i, log_signal(sig_in[i]));
log("\n");
log(" Output signals:\n");
- RTLIL::SigSpec sig_out = cell->connections_["\\CTRL_OUT"];
+ RTLIL::SigSpec sig_out = cell->get("\\CTRL_OUT");
for (int i = 0; i < SIZE(sig_out); i++)
log(" %3d: %s\n", i, log_signal(sig_out[i]));