aboutsummaryrefslogtreecommitdiffstats
path: root/passes/memory/memory_bram.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-04-10 08:23:00 -0700
committerEddie Hung <eddie@fpgeh.com>2019-04-10 08:23:00 -0700
commitc89cd48f58bfe469b0a5b06af5d879ea3be73bd1 (patch)
tree63ff194a74f13929ce13f0fd0099bd2070277bf5 /passes/memory/memory_bram.cc
parentad602438b8313c3dd243c5fabf6f20036487d1ba (diff)
parent0deaccbaae436bc94ad5b2913fa39a9368c09ace (diff)
downloadyosys-c89cd48f58bfe469b0a5b06af5d879ea3be73bd1.tar.gz
yosys-c89cd48f58bfe469b0a5b06af5d879ea3be73bd1.tar.bz2
yosys-c89cd48f58bfe469b0a5b06af5d879ea3be73bd1.zip
Merge remote-tracking branch 'origin/master' into eddie/fix_retime
Diffstat (limited to 'passes/memory/memory_bram.cc')
-rw-r--r--passes/memory/memory_bram.cc3
1 files changed, 2 insertions, 1 deletions
diff --git a/passes/memory/memory_bram.cc b/passes/memory/memory_bram.cc
index 804aa21f9..ddc56d9b5 100644
--- a/passes/memory/memory_bram.cc
+++ b/passes/memory/memory_bram.cc
@@ -744,7 +744,8 @@ grow_read_ports:;
if (clken) {
clock_domains[pi.clocks] = clkdom;
clock_polarities[pi.clkpol] = clkdom.second;
- read_transp[pi.transp] = transp;
+ if (!pi.make_transp)
+ read_transp[pi.transp] = transp;
pi.sig_clock = clkdom.first;
pi.sig_en = rd_en[cell_port_i];
pi.effective_clkpol = clkdom.second;