diff options
| author | Clifford Wolf <clifford@clifford.at> | 2014-07-23 10:05:42 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2014-07-23 10:05:42 +0200 |
| commit | 5b51b67297a5e5e20cbe2b015b584aee4c30489f (patch) | |
| tree | 934ce8ee55c3c58a1e2c11f19eec194665413906 /passes/opt | |
| parent | c61467a32c4bd3ec4b9e0cb6d36d602f0e4dea81 (diff) | |
| parent | ec923652e2eb721aa16657e54a67666f855c3d65 (diff) | |
| download | yosys-5b51b67297a5e5e20cbe2b015b584aee4c30489f.tar.gz yosys-5b51b67297a5e5e20cbe2b015b584aee4c30489f.tar.bz2 yosys-5b51b67297a5e5e20cbe2b015b584aee4c30489f.zip | |
Merge branch: Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor
Diffstat (limited to 'passes/opt')
| -rw-r--r-- | passes/opt/opt_clean.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/passes/opt/opt_clean.cc b/passes/opt/opt_clean.cc index 68fb2e72c..23fc48d5d 100644 --- a/passes/opt/opt_clean.cc +++ b/passes/opt/opt_clean.cc @@ -189,7 +189,7 @@ static void rmunused_module_signals(RTLIL::Module *module, bool purge_mode, bool for (auto &it : module->wires) { RTLIL::Wire *wire = it.second; for (int i = 0; i < wire->width; i++) { - RTLIL::SigSpec s1 = RTLIL::SigSpec(wire, 1, i), s2 = assign_map(s1); + RTLIL::SigSpec s1 = RTLIL::SigSpec(wire, i), s2 = assign_map(s1); if (!compare_signals(s1, s2, register_signals, connected_signals, direct_wires)) assign_map.add(s1); } |