diff options
author | Eddie Hung <eddie@fpgeh.com> | 2020-01-17 19:25:59 -0800 |
---|---|---|
committer | GitHub <noreply@github.com> | 2020-01-17 19:25:59 -0800 |
commit | 67c6bf0b6b8a5a2d03a7e64b3baa5c1d3021e6d1 (patch) | |
tree | 10fadff3585ad4c56a2a0fcefcf44f9e6e36eefe /passes/pmgen/ice40_dsp.cc | |
parent | 2bda51ac34d6f542d1d6477eecede1d6527c10b3 (diff) | |
parent | 6a163b5ddd378ba847054ad9226af8ca569c977a (diff) | |
download | yosys-67c6bf0b6b8a5a2d03a7e64b3baa5c1d3021e6d1.tar.gz yosys-67c6bf0b6b8a5a2d03a7e64b3baa5c1d3021e6d1.tar.bz2 yosys-67c6bf0b6b8a5a2d03a7e64b3baa5c1d3021e6d1.zip |
Merge pull request #1645 from YosysHQ/eddie/fix1644
{ice40,xilinx}_dsp: improve robustess
Diffstat (limited to 'passes/pmgen/ice40_dsp.cc')
-rw-r--r-- | passes/pmgen/ice40_dsp.cc | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/passes/pmgen/ice40_dsp.cc b/passes/pmgen/ice40_dsp.cc index f60e67158..c364cd91a 100644 --- a/passes/pmgen/ice40_dsp.cc +++ b/passes/pmgen/ice40_dsp.cc @@ -73,11 +73,11 @@ void create_ice40_dsp(ice40_dsp_pm &pm) // SB_MAC16 Input Interface SigSpec A = st.sigA; - A.extend_u0(16, st.mul->getParam(ID(A_SIGNED)).as_bool()); + A.extend_u0(16, st.mul->parameters.at(ID(A_SIGNED), State::S0).as_bool()); log_assert(GetSize(A) == 16); SigSpec B = st.sigB; - B.extend_u0(16, st.mul->getParam(ID(B_SIGNED)).as_bool()); + B.extend_u0(16, st.mul->parameters.at(ID(B_SIGNED), State::S0).as_bool()); log_assert(GetSize(B) == 16); SigSpec CD = st.sigCD; @@ -248,8 +248,8 @@ void create_ice40_dsp(ice40_dsp_pm &pm) cell->setParam(ID(BOTADDSUB_CARRYSELECT), Const(0, 2)); cell->setParam(ID(MODE_8x8), State::S0); - cell->setParam(ID(A_SIGNED), st.mul->getParam(ID(A_SIGNED)).as_bool()); - cell->setParam(ID(B_SIGNED), st.mul->getParam(ID(B_SIGNED)).as_bool()); + cell->setParam(ID(A_SIGNED), st.mul->parameters.at(ID(A_SIGNED), State::S0).as_bool()); + cell->setParam(ID(B_SIGNED), st.mul->parameters.at(ID(B_SIGNED), State::S0).as_bool()); if (st.ffO) { if (st.o_lo) |