diff options
author | Clifford Wolf <clifford@clifford.at> | 2019-04-20 20:51:54 +0200 |
---|---|---|
committer | GitHub <noreply@github.com> | 2019-04-20 20:51:54 +0200 |
commit | f84a84e3f1a27b361c21fcd30fcf50c1a6586629 (patch) | |
tree | 2d6b8acf72eead2e314295326d567e17e0c66871 /passes/techmap/simplemap.cc | |
parent | e3687f6f4e10789223213949b8490bd83ec285f2 (diff) | |
parent | f3ad8d680a3195ab9525b0a8b3f8dbff9d5e6e24 (diff) | |
download | yosys-f84a84e3f1a27b361c21fcd30fcf50c1a6586629.tar.gz yosys-f84a84e3f1a27b361c21fcd30fcf50c1a6586629.tar.bz2 yosys-f84a84e3f1a27b361c21fcd30fcf50c1a6586629.zip |
Merge pull request #943 from YosysHQ/clifford/whitebox
[WIP] Add "whitebox" attribute, add "read_verilog -wb"
Diffstat (limited to 'passes/techmap/simplemap.cc')
-rw-r--r-- | passes/techmap/simplemap.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/passes/techmap/simplemap.cc b/passes/techmap/simplemap.cc index 660b60601..f3da80c66 100644 --- a/passes/techmap/simplemap.cc +++ b/passes/techmap/simplemap.cc @@ -599,7 +599,7 @@ struct SimplemapPass : public Pass { simplemap_get_mappers(mappers); for (auto mod : design->modules()) { - if (!design->selected(mod)) + if (!design->selected(mod) || mod->get_blackbox_attribute()) continue; std::vector<RTLIL::Cell*> cells = mod->cells(); for (auto cell : cells) { |