aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap/techmap.cc
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2019-04-22 08:38:52 +0200
committerGitHub <noreply@github.com>2019-04-22 08:38:52 +0200
commit632a6664484aefa6f9af1ace87ecefccd86d1957 (patch)
tree4ed5fa744185b1a985f74e03cd2a1e5e4cb48d9c /passes/techmap/techmap.cc
parentf84a84e3f1a27b361c21fcd30fcf50c1a6586629 (diff)
parent7b35d5759289f7a3139c6eaa525ef737b8d5d82b (diff)
downloadyosys-632a6664484aefa6f9af1ace87ecefccd86d1957.tar.gz
yosys-632a6664484aefa6f9af1ace87ecefccd86d1957.tar.bz2
yosys-632a6664484aefa6f9af1ace87ecefccd86d1957.zip
Merge pull request #945 from YosysHQ/clifford/libwb
New behavior for read_verilog handling of whiteboxes
Diffstat (limited to 'passes/techmap/techmap.cc')
-rw-r--r--passes/techmap/techmap.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/passes/techmap/techmap.cc b/passes/techmap/techmap.cc
index ee319b6e6..1a4318460 100644
--- a/passes/techmap/techmap.cc
+++ b/passes/techmap/techmap.cc
@@ -1036,7 +1036,7 @@ struct TechmapPass : public Pass {
simplemap_get_mappers(worker.simplemap_mappers);
std::vector<std::string> map_files;
- std::string verilog_frontend = "verilog -nooverwrite";
+ std::string verilog_frontend = "verilog -nooverwrite -noblackbox";
int max_iter = -1;
size_t argidx;