aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap/techmap.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-04-22 10:36:27 -0700
committerEddie Hung <eddie@fpgeh.com>2019-04-22 10:36:27 -0700
commite300b1922c13b939231072e83f0ae5c5ff6a558b (patch)
tree20c8ffe7a42a4aa2ae9195957e287c875c3a0594 /passes/techmap/techmap.cc
parentd342b5b135a85da0df5df0fa2acc25dec5605760 (diff)
parent9050b5e1915b05f55c1db279566f34202905f02a (diff)
downloadyosys-e300b1922c13b939231072e83f0ae5c5ff6a558b.tar.gz
yosys-e300b1922c13b939231072e83f0ae5c5ff6a558b.tar.bz2
yosys-e300b1922c13b939231072e83f0ae5c5ff6a558b.zip
Merge remote-tracking branch 'origin/master' into xc7srl
Diffstat (limited to 'passes/techmap/techmap.cc')
-rw-r--r--passes/techmap/techmap.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/passes/techmap/techmap.cc b/passes/techmap/techmap.cc
index ee319b6e6..1a4318460 100644
--- a/passes/techmap/techmap.cc
+++ b/passes/techmap/techmap.cc
@@ -1036,7 +1036,7 @@ struct TechmapPass : public Pass {
simplemap_get_mappers(worker.simplemap_mappers);
std::vector<std::string> map_files;
- std::string verilog_frontend = "verilog -nooverwrite";
+ std::string verilog_frontend = "verilog -nooverwrite -noblackbox";
int max_iter = -1;
size_t argidx;