diff options
| author | Clifford Wolf <clifford@clifford.at> | 2019-09-20 13:30:28 +0200 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-09-20 13:30:28 +0200 |
| commit | f3781f98db227f160e08b2fc7cf8c61f663a56c9 (patch) | |
| tree | 7d16d0a2c04b9aead04e7f46253e2b35a4e4b309 /passes/techmap/techmap.cc | |
| parent | c072e00a393319f3ff338291798f52038eda11fe (diff) | |
| parent | 8da0888bf6ae4c975c6d3b0c9a656bc10e1283e4 (diff) | |
| download | yosys-f3781f98db227f160e08b2fc7cf8c61f663a56c9.tar.gz yosys-f3781f98db227f160e08b2fc7cf8c61f663a56c9.tar.bz2 yosys-f3781f98db227f160e08b2fc7cf8c61f663a56c9.zip | |
Merge pull request #1386 from YosysHQ/clifford/fix1360
Fix handling of read_verilog config in AstModule::reprocess_module()
Diffstat (limited to 'passes/techmap/techmap.cc')
0 files changed, 0 insertions, 0 deletions