aboutsummaryrefslogtreecommitdiffstats
path: root/passes
diff options
context:
space:
mode:
authorN. Engelhardt <nak@symbioticeda.com>2020-04-09 12:09:44 +0200
committerGitHub <noreply@github.com>2020-04-09 12:09:44 +0200
commit14d24bc589a3f8c7bec5ba883fb81c15211f0ab2 (patch)
tree86cf41886498b32e7f86c3c3f1fe3ddde452807d /passes
parent42e7e4420768ae4bdf0a7ae32234a9c10939c8f0 (diff)
parent83222193afbd70b753f627367b1b3867ba651687 (diff)
downloadyosys-14d24bc589a3f8c7bec5ba883fb81c15211f0ab2.tar.gz
yosys-14d24bc589a3f8c7bec5ba883fb81c15211f0ab2.tar.bz2
yosys-14d24bc589a3f8c7bec5ba883fb81c15211f0ab2.zip
Merge pull request #1887 from boqwxp/cleanup_hilomap
Clean up `passes/techmap/hilomap.cc`.
Diffstat (limited to 'passes')
-rw-r--r--passes/techmap/hilomap.cc8
1 files changed, 2 insertions, 6 deletions
diff --git a/passes/techmap/hilomap.cc b/passes/techmap/hilomap.cc
index 9ec651aef..5aeb5ea79 100644
--- a/passes/techmap/hilomap.cc
+++ b/passes/techmap/hilomap.cc
@@ -105,13 +105,9 @@ struct HilomapPass : public Pass {
}
extra_args(args, argidx, design);
- for (auto &it : design->modules_)
+ for (auto mod : design->selected_modules())
{
- module = it.second;
-
- if (!design->selected(module))
- continue;
-
+ module = mod;
last_hi = RTLIL::State::Sm;
last_lo = RTLIL::State::Sm;