diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-06-20 10:22:14 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-06-20 17:38:04 -0700 |
| commit | 3f34779d64bbaee7210b567d4ad9ced456f0e159 (patch) | |
| tree | 571a5b42c9ac624810ee5068e830ec12dea4c4fa /passes | |
| parent | f2d541962e92fedce0fbb34d4cf5c1985c7cda40 (diff) | |
| download | yosys-3f34779d64bbaee7210b567d4ad9ced456f0e159.tar.gz yosys-3f34779d64bbaee7210b567d4ad9ced456f0e159.tar.bz2 yosys-3f34779d64bbaee7210b567d4ad9ced456f0e159.zip | |
Do not call "setundef -zero" in abc9
Diffstat (limited to 'passes')
| -rw-r--r-- | passes/techmap/abc9.cc | 7 |
1 files changed, 2 insertions, 5 deletions
diff --git a/passes/techmap/abc9.cc b/passes/techmap/abc9.cc index 2f670dba2..fc9da1173 100644 --- a/passes/techmap/abc9.cc +++ b/passes/techmap/abc9.cc @@ -380,9 +380,6 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri RTLIL::Selection& sel = design->selection_stack.back(); sel.select(module); - // Behave as for "abc" where BLIF writer implicitly outputs all undef as zero - Pass::call(design, "setundef -zero"); - Pass::call(design, "aigmap"); handle_loops(design); @@ -406,7 +403,7 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri reader.parse_xaiger(); } ifs.close(); - Pass::call(design, stringf("write_verilog -noexpr -norename %s/%s", tempdir_name.c_str(), "input.v")); + Pass::call(design, stringf("write_verilog -noexpr -norename")); design->remove(design->module("$__abc9__")); #endif @@ -479,7 +476,7 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri ifs.close(); #if 0 - Pass::call(design, stringf("write_verilog -noexpr -norename %s/%s", tempdir_name.c_str(), "output.v")); + Pass::call(design, stringf("write_verilog -noexpr -norename")); #endif log_header(design, "Re-integrating ABC9 results.\n"); |