diff options
| author | Alberto Gonzalez <boqwxp@airmail.cc> | 2020-06-30 07:00:14 +0000 |
|---|---|---|
| committer | Alberto Gonzalez <boqwxp@airmail.cc> | 2020-07-01 19:55:16 +0000 |
| commit | 56f98b9e3d9489503b11e3a406bc3a81c6feb62c (patch) | |
| tree | ed1ec014fbed922530e54e65ed9d120034c44ca3 /passes | |
| parent | 3345d39e6f159c2ae76ddff71d7db2b14a3e535c (diff) | |
| download | yosys-56f98b9e3d9489503b11e3a406bc3a81c6feb62c.tar.gz yosys-56f98b9e3d9489503b11e3a406bc3a81c6feb62c.tar.bz2 yosys-56f98b9e3d9489503b11e3a406bc3a81c6feb62c.zip | |
qbfsat: Remove useless comment and #ifndef guards.
Diffstat (limited to 'passes')
| -rw-r--r-- | passes/sat/qbfsat.cc | 5 |
1 files changed, 0 insertions, 5 deletions
diff --git a/passes/sat/qbfsat.cc b/passes/sat/qbfsat.cc index 010025ffe..46f7f5070 100644 --- a/passes/sat/qbfsat.cc +++ b/passes/sat/qbfsat.cc @@ -69,7 +69,6 @@ void specialize_from_file(RTLIL::Module *module, const std::string &file) { YS_REGEX_TYPE hole_bit_assn_regex = YS_REGEX_COMPILE_WITH_SUBS("^(.+) ([0-9]+) ([^ ]+) \\[([0-9]+)] = ([01])$"); YS_REGEX_TYPE hole_assn_regex = YS_REGEX_COMPILE_WITH_SUBS("^(.+) ([0-9]+) ([^ ]+) = ([01])$"); //if no index specified YS_REGEX_MATCH_TYPE bit_m, m; - //(hole_loc, hole_bit, hole_name, hole_offset) -> (value, found) dict<pool<std::string>, RTLIL::Cell*> anyconst_loc_to_cell; dict<RTLIL::SigBit, RTLIL::State> hole_assignments; @@ -161,9 +160,7 @@ void specialize(RTLIL::Module *module, const QbfSolutionType &sol, bool quiet = void allconstify_inputs(RTLIL::Module *module, const pool<std::string> &input_wires) { for (auto &n : input_wires) { RTLIL::Wire *input = module->wire(n); -#ifndef NDEBUG log_assert(input != nullptr); -#endif RTLIL::Cell *allconst = module->addCell("$allconst$" + n, "$allconst"); allconst->setParam(ID(WIDTH), input->width); @@ -210,9 +207,7 @@ void assume_miter_outputs(RTLIL::Module *module, bool assume_neg) { wires_to_assume.swap(buf); } -#ifndef NDEBUG log_assert(wires_to_assume.size() == 1); -#endif module->addAssume("$assume_qbfsat_miter_outputs", wires_to_assume[0], RTLIL::S1); } |