diff options
| author | Clifford Wolf <clifford@clifford.at> | 2017-07-05 14:23:54 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2017-07-05 14:23:54 +0200 |
| commit | 5442554e6fe0f44f3a884fa6ef7778567349b9be (patch) | |
| tree | e40be6f18f7499b921bc158fadc6eb84704c05a3 /techlibs/altera_intel/synth_intel.cc | |
| parent | 37af6294bdd6f7dbfab65b2d659ab0a247287dab (diff) | |
| download | yosys-5442554e6fe0f44f3a884fa6ef7778567349b9be.tar.gz yosys-5442554e6fe0f44f3a884fa6ef7778567349b9be.tar.bz2 yosys-5442554e6fe0f44f3a884fa6ef7778567349b9be.zip | |
Fix generation of multiple outputs for same AIG node in write_aiger
Diffstat (limited to 'techlibs/altera_intel/synth_intel.cc')
0 files changed, 0 insertions, 0 deletions