aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/anlogic/anlogic_determine_init.cc
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2018-12-17 17:16:10 +0100
committerGitHub <noreply@github.com>2018-12-17 17:16:10 +0100
commit847fd360773d72933f1c728dba0755e0033350a6 (patch)
tree0366fa1ca596e67aa583b540eb3b2e910bcc4c04 /techlibs/anlogic/anlogic_determine_init.cc
parent3b4290a1b822aca42ceab4a89043329cb060325d (diff)
parentd53a2bd1d3ae3cfbc9ead0fc12999fe269628179 (diff)
downloadyosys-847fd360773d72933f1c728dba0755e0033350a6.tar.gz
yosys-847fd360773d72933f1c728dba0755e0033350a6.tar.bz2
yosys-847fd360773d72933f1c728dba0755e0033350a6.zip
Merge pull request #746 from Icenowy/anlogic-dram
Support for DRAM inferring on Anlogic FPGAs
Diffstat (limited to 'techlibs/anlogic/anlogic_determine_init.cc')
0 files changed, 0 insertions, 0 deletions