aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/anlogic/cells_sim.v
diff options
context:
space:
mode:
authorJim Lawson <ucbjrl@berkeley.edu>2019-02-11 12:43:46 -0800
committerJim Lawson <ucbjrl@berkeley.edu>2019-02-11 12:43:46 -0800
commit311396860b7380e5dc68e66c17d5083d1953fe3f (patch)
treec5146a20e59acc342dfe414e1b35fdfe419b9e81 /techlibs/anlogic/cells_sim.v
parent76696e80041dc5b8f4ba986f4f83d6e7b6854e96 (diff)
parente112d2fbf5a31f00ef19e6d05f28fecc1e9c56b9 (diff)
downloadyosys-311396860b7380e5dc68e66c17d5083d1953fe3f.tar.gz
yosys-311396860b7380e5dc68e66c17d5083d1953fe3f.tar.bz2
yosys-311396860b7380e5dc68e66c17d5083d1953fe3f.zip
Merge remote-tracking branch 'upstream/master'
Diffstat (limited to 'techlibs/anlogic/cells_sim.v')
-rw-r--r--techlibs/anlogic/cells_sim.v2
1 files changed, 1 insertions, 1 deletions
diff --git a/techlibs/anlogic/cells_sim.v b/techlibs/anlogic/cells_sim.v
index 60a367928..058e76605 100644
--- a/techlibs/anlogic/cells_sim.v
+++ b/techlibs/anlogic/cells_sim.v
@@ -17,7 +17,7 @@ module AL_MAP_LUT1 (
);
parameter [1:0] INIT = 2'h0;
parameter EQN = "(A)";
- assign Y = INIT >> A;
+ assign o = INIT >> a;
endmodule
module AL_MAP_LUT2 (