aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/anlogic/synth_anlogic.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2020-01-02 12:48:07 -0800
committerEddie Hung <eddie@fpgeh.com>2020-01-02 12:48:07 -0800
commit3012e9eebc2950b996d17a018bb2e0535badef22 (patch)
treeda51d33c76e4489af3e903ba92d20c3edd29e217 /techlibs/anlogic/synth_anlogic.cc
parentd0d3ab8f676cd355d74cb7b7f71fc5bfca0719a2 (diff)
parentef6548203cca239a98b00ea652a92fe3e20f97d7 (diff)
downloadyosys-3012e9eebc2950b996d17a018bb2e0535badef22.tar.gz
yosys-3012e9eebc2950b996d17a018bb2e0535badef22.tar.bz2
yosys-3012e9eebc2950b996d17a018bb2e0535badef22.zip
Merge remote-tracking branch 'origin/master' into eddie/abc9_dsp_refactor
Diffstat (limited to 'techlibs/anlogic/synth_anlogic.cc')
-rw-r--r--techlibs/anlogic/synth_anlogic.cc4
1 files changed, 2 insertions, 2 deletions
diff --git a/techlibs/anlogic/synth_anlogic.cc b/techlibs/anlogic/synth_anlogic.cc
index b87fc8566..57b8a2b26 100644
--- a/techlibs/anlogic/synth_anlogic.cc
+++ b/techlibs/anlogic/synth_anlogic.cc
@@ -58,7 +58,7 @@ struct SynthAnlogicPass : public ScriptPass
log(" do not flatten design before synthesis\n");
log("\n");
log(" -retime\n");
- log(" run 'abc' with -dff option\n");
+ log(" run 'abc' with '-dff -D 1' options\n");
log("\n");
log("\n");
log("The following commands are executed by this synthesis command:\n");
@@ -164,7 +164,7 @@ struct SynthAnlogicPass : public ScriptPass
run("opt -undriven -fine");
run("techmap -map +/techmap.v -map +/anlogic/arith_map.v");
if (retime || help_mode)
- run("abc -dff", "(only if -retime)");
+ run("abc -dff -D 1", "(only if -retime)");
}
if (check_label("map_ffs"))