aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/anlogic/synth_anlogic.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-08-23 11:26:55 -0700
committerEddie Hung <eddie@fpgeh.com>2019-08-23 11:26:55 -0700
commitd672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5 (patch)
tree46140158ab5a760da9280900e00240e5a1e6dca9 /techlibs/anlogic/synth_anlogic.cc
parentc7af71ecde65ad310e487a296b957678412fca74 (diff)
parent509c353fe981c95ca667a637bf2b47477962a60b (diff)
downloadyosys-d672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5.tar.gz
yosys-d672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5.tar.bz2
yosys-d672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5.zip
Merge remote-tracking branch 'origin/master' into xaig_arrival
Diffstat (limited to 'techlibs/anlogic/synth_anlogic.cc')
-rw-r--r--techlibs/anlogic/synth_anlogic.cc7
1 files changed, 6 insertions, 1 deletions
diff --git a/techlibs/anlogic/synth_anlogic.cc b/techlibs/anlogic/synth_anlogic.cc
index 620bf3965..b87fc8566 100644
--- a/techlibs/anlogic/synth_anlogic.cc
+++ b/techlibs/anlogic/synth_anlogic.cc
@@ -154,7 +154,7 @@ struct SynthAnlogicPass : public ScriptPass
{
run("memory_bram -rules +/anlogic/drams.txt");
run("techmap -map +/anlogic/drams_map.v");
- run("anlogic_determine_init");
+ run("setundef -zero -params t:EG_LOGIC_DRAM16X4");
}
if (check_label("fine"))
@@ -186,6 +186,11 @@ struct SynthAnlogicPass : public ScriptPass
{
run("techmap -map +/anlogic/cells_map.v");
run("clean");
+ }
+
+ if (check_label("map_anlogic"))
+ {
+ run("anlogic_fixcarry");
run("anlogic_eqn");
}