aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ecp5/abc_map.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-09-06 22:52:00 -0700
committerEddie Hung <eddie@fpgeh.com>2019-09-06 22:52:00 -0700
commitde8adecd396cfd83c198a525813cb255eb74bdfa (patch)
tree4448f472efa43d356e30e74a578dacea79964c17 /techlibs/ecp5/abc_map.v
parent173c7936c3c329917ca8eb929163a03aab51811e (diff)
parent903cd58acf7c490e0b75e34742966dc62e61028f (diff)
downloadyosys-de8adecd396cfd83c198a525813cb255eb74bdfa.tar.gz
yosys-de8adecd396cfd83c198a525813cb255eb74bdfa.tar.bz2
yosys-de8adecd396cfd83c198a525813cb255eb74bdfa.zip
Merge branch 'master' of github.com:YosysHQ/yosys
Diffstat (limited to 'techlibs/ecp5/abc_map.v')
-rw-r--r--techlibs/ecp5/abc_map.v24
1 files changed, 24 insertions, 0 deletions
diff --git a/techlibs/ecp5/abc_map.v b/techlibs/ecp5/abc_map.v
new file mode 100644
index 000000000..ffd25f06d
--- /dev/null
+++ b/techlibs/ecp5/abc_map.v
@@ -0,0 +1,24 @@
+// ---------------------------------------
+
+module TRELLIS_DPR16X4 (
+ input [3:0] DI,
+ input [3:0] WAD,
+ input WRE,
+ input WCK,
+ input [3:0] RAD,
+ output [3:0] DO
+);
+ parameter WCKMUX = "WCK";
+ parameter WREMUX = "WRE";
+ parameter [63:0] INITVAL = 64'h0000000000000000;
+ wire [3:0] \$DO ;
+
+ TRELLIS_DPR16X4 #(
+ .WCKMUX(WCKMUX), .WREMUX(WREMUX), .INITVAL(INITVAL)
+ ) _TECHMAP_REPLACE_ (
+ .DI(DI), .WAD(WAD), .WRE(WRE), .WCK(WCK),
+ .RAD(RAD), .DO(\$DO )
+ );
+
+ \$__ABC_DPR16X4_COMB do (.A(\$DO ), .S(RAD), .Y(DO));
+endmodule