diff options
author | Clifford Wolf <clifford@clifford.at> | 2019-07-18 15:34:28 +0200 |
---|---|---|
committer | GitHub <noreply@github.com> | 2019-07-18 15:34:28 +0200 |
commit | e66e8fb59d8443c8d55c1185d6b2ce889a35357d (patch) | |
tree | 0bc17b70faef04b33bc736ce818ea4123921590f /techlibs/ecp5/lutrams_map.v | |
parent | 927f0caa9d70ccf3634b29d8558c78febcc9081c (diff) | |
parent | 698ab9beeed7ee585117cc1e5f5126a9092942df (diff) | |
download | yosys-e66e8fb59d8443c8d55c1185d6b2ce889a35357d.tar.gz yosys-e66e8fb59d8443c8d55c1185d6b2ce889a35357d.tar.bz2 yosys-e66e8fb59d8443c8d55c1185d6b2ce889a35357d.zip |
Merge pull request #1184 from whitequark/synth-better-labels
synth_{ice40,ecp5}: more sensible pass label naming
Diffstat (limited to 'techlibs/ecp5/lutrams_map.v')
-rw-r--r-- | techlibs/ecp5/lutrams_map.v | 28 |
1 files changed, 28 insertions, 0 deletions
diff --git a/techlibs/ecp5/lutrams_map.v b/techlibs/ecp5/lutrams_map.v new file mode 100644 index 000000000..3b3de831f --- /dev/null +++ b/techlibs/ecp5/lutrams_map.v @@ -0,0 +1,28 @@ +module \$__TRELLIS_DPR16X4 (CLK1, A1ADDR, A1DATA, B1ADDR, B1DATA, B1EN); + parameter [63:0] INIT = 64'bx; + parameter CLKPOL2 = 1; + input CLK1; + + input [3:0] A1ADDR; + output [3:0] A1DATA; + + input [3:0] B1ADDR; + input [3:0] B1DATA; + input B1EN; + + localparam WCKMUX = CLKPOL2 ? "WCK" : "INV"; + + TRELLIS_DPR16X4 #( + .INITVAL(INIT), + .WCKMUX(WCKMUX), + .WREMUX("WRE") + ) _TECHMAP_REPLACE_ ( + .RAD(A1ADDR), + .DO(A1DATA), + + .WAD(B1ADDR), + .DI(B1DATA), + .WCK(CLK1), + .WRE(B1EN) + ); +endmodule |