aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ice40/tests
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2015-04-19 21:30:46 +0200
committerClifford Wolf <clifford@clifford.at>2015-04-19 21:30:46 +0200
commit7ff802e199d231029f735a3e37bec508e0d840c5 (patch)
tree73e270d11a2f68d003ed2692409d6132950a22b0 /techlibs/ice40/tests
parent49ef830464ec03789d46595e240ff95369f21607 (diff)
downloadyosys-7ff802e199d231029f735a3e37bec508e0d840c5.tar.gz
yosys-7ff802e199d231029f735a3e37bec508e0d840c5.tar.bz2
yosys-7ff802e199d231029f735a3e37bec508e0d840c5.zip
Verilog front-end: define `BLACKBOX in -lib mode
Diffstat (limited to 'techlibs/ice40/tests')
0 files changed, 0 insertions, 0 deletions