aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/Makefile.inc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-12-12 14:57:17 -0800
committerEddie Hung <eddie@fpgeh.com>2019-12-12 14:57:17 -0800
commitbea15b537b4b988f24385338c5f25c2b37b66353 (patch)
tree49f2d197bf57ada5d4b3638147ebfcc639a3f603 /techlibs/intel/Makefile.inc
parent3eed8835b5911c4c635e0cade0978987c09c7ab5 (diff)
parent9ab1feeaf11adb6b675ac4034e246cb137d07db9 (diff)
downloadyosys-bea15b537b4b988f24385338c5f25c2b37b66353.tar.gz
yosys-bea15b537b4b988f24385338c5f25c2b37b66353.tar.bz2
yosys-bea15b537b4b988f24385338c5f25c2b37b66353.zip
Merge remote-tracking branch 'origin/master' into xaig_dff
Diffstat (limited to 'techlibs/intel/Makefile.inc')
-rw-r--r--techlibs/intel/Makefile.inc2
1 files changed, 1 insertions, 1 deletions
diff --git a/techlibs/intel/Makefile.inc b/techlibs/intel/Makefile.inc
index 4e8f423c8..d97a9b58f 100644
--- a/techlibs/intel/Makefile.inc
+++ b/techlibs/intel/Makefile.inc
@@ -7,7 +7,7 @@ $(eval $(call add_share_file,share/intel/common,techlibs/intel/common/brams_m9k.
$(eval $(call add_share_file,share/intel/common,techlibs/intel/common/brams_map_m9k.v))
# Add the cell models and mappings for the VQM backend
-families := max10 a10gx cyclonev cyclone10 cycloneiv cycloneive
+families := max10 arria10gx cyclonev cyclone10lp cycloneiv cycloneive
$(foreach family,$(families), $(eval $(call add_share_file,share/intel/$(family),techlibs/intel/$(family)/cells_sim.v)))
$(foreach family,$(families), $(eval $(call add_share_file,share/intel/$(family),techlibs/intel/$(family)/cells_map.v)))
#$(eval $(call add_share_file,share/intel/cycloneive,techlibs/intel/cycloneive/arith_map.v))