diff options
author | Larry Doolittle <ldoolitt@recycle.lbl.gov> | 2017-10-04 17:01:30 -0700 |
---|---|---|
committer | Clifford Wolf <clifford@clifford.at> | 2017-10-05 16:23:49 +0200 |
commit | 50bcd9a728ff89f220873b3345c4e18a65c4a37f (patch) | |
tree | ff7b306d49b46ec25b7bfac26ca9ace82302a3f0 /techlibs/intel/common/altpll_bb.v | |
parent | fc3378916dbaf46018a99571ef190189088c225c (diff) | |
download | yosys-50bcd9a728ff89f220873b3345c4e18a65c4a37f.tar.gz yosys-50bcd9a728ff89f220873b3345c4e18a65c4a37f.tar.bz2 yosys-50bcd9a728ff89f220873b3345c4e18a65c4a37f.zip |
Clean whitespace and permissions in techlibs/intel
Diffstat (limited to 'techlibs/intel/common/altpll_bb.v')
-rw-r--r-- | techlibs/intel/common/altpll_bb.v | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/techlibs/intel/common/altpll_bb.v b/techlibs/intel/common/altpll_bb.v index 27eef0f86..d2e6a3643 100644 --- a/techlibs/intel/common/altpll_bb.v +++ b/techlibs/intel/common/altpll_bb.v @@ -19,7 +19,7 @@ /* No clearbox model */ `ifdef NO_CLEARBOX (* blackbox *) -module altpll +module altpll ( inclk, fbin, pllena, @@ -62,7 +62,7 @@ module altpll c2, c3, c4); - + parameter intended_device_family = "MAX 10"; parameter operation_mode = "NORMAL"; parameter pll_type = "AUTO"; @@ -340,7 +340,7 @@ module altpll input phasestep; input configupdate; inout fbmimicbidir; - + output [width_clock-1:0] clk; output [3:0] extclk; @@ -361,6 +361,6 @@ module altpll output fref; output icdrclk; output c0, c1, c2, c3, c4; - + endmodule // altpll `endif |