aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/common
diff options
context:
space:
mode:
authorMiodrag Milanovic <mmicko@gmail.com>2022-11-25 13:02:11 +0100
committerMiodrag Milanovic <mmicko@gmail.com>2022-11-25 13:02:11 +0100
commitb0be19c1267b794fb08bc7a8c7174ebbfb9fce7d (patch)
tree118315aa9506eb25ed79505cbdc3acf05cf2ac53 /techlibs/intel/common
parentfc2f622a27dbc604a4acce68bea8c20b208c1742 (diff)
downloadyosys-b0be19c1267b794fb08bc7a8c7174ebbfb9fce7d.tar.gz
yosys-b0be19c1267b794fb08bc7a8c7174ebbfb9fce7d.tar.bz2
yosys-b0be19c1267b794fb08bc7a8c7174ebbfb9fce7d.zip
Support importing verilog configurations using Verific
Diffstat (limited to 'techlibs/intel/common')
0 files changed, 0 insertions, 0 deletions