diff options
| author | dh73 <dh73_fpga@qq.com> | 2017-11-08 20:24:01 -0600 |
|---|---|---|
| committer | dh73 <dh73_fpga@qq.com> | 2017-11-08 20:24:01 -0600 |
| commit | cf8cc50bf51c2fa36a3189e131a7e7fe0807ae8f (patch) | |
| tree | 456b6aae2215835e602851eafc3b52bb6bb6f3de /techlibs/intel/cyclone10/cells_sim.v | |
| parent | 1fc061d90c45166f87d92f76b6fae1ec517be72f (diff) | |
| parent | 9ae25039fb6e28db639372d67c1b72c4170feaa3 (diff) | |
| download | yosys-cf8cc50bf51c2fa36a3189e131a7e7fe0807ae8f.tar.gz yosys-cf8cc50bf51c2fa36a3189e131a7e7fe0807ae8f.tar.bz2 yosys-cf8cc50bf51c2fa36a3189e131a7e7fe0807ae8f.zip | |
Merge https://github.com/cliffordwolf/yosys
Diffstat (limited to 'techlibs/intel/cyclone10/cells_sim.v')
0 files changed, 0 insertions, 0 deletions