aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/max10/cells_arith.v
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2017-10-04 18:56:28 +0200
committerClifford Wolf <clifford@clifford.at>2017-10-04 18:56:28 +0200
commitee56a887b65e74e44aa6601113f0b477211ccdbc (patch)
tree2fcb43ca8966e431c739d6f35fda1750d63120cf /techlibs/intel/max10/cells_arith.v
parent3f22f48eeb98eb3407f735a3fd254c49043902e9 (diff)
downloadyosys-ee56a887b65e74e44aa6601113f0b477211ccdbc.tar.gz
yosys-ee56a887b65e74e44aa6601113f0b477211ccdbc.tar.bz2
yosys-ee56a887b65e74e44aa6601113f0b477211ccdbc.zip
Improve Verific error handling, check VHDL static asserts
Diffstat (limited to 'techlibs/intel/max10/cells_arith.v')
0 files changed, 0 insertions, 0 deletions